Using Chip Multithreading to Speed Up Scenario-Based Design Space Exploration
نویسنده
چکیده
To cope with the complex embedded system design, early design space exploration (DSE) is used to make design decisions early in the design phase. For early DSE it is crucial that the running time of the exploration is as small as possible. In this paper, we describe both the porting of our scenario-based DSE to the SPARC T3-4 server and the analysis of its performance behavior.
منابع مشابه
Optimization of patch antennas via multithreaded simulated annealing based design exploration
In this paper, we present a new software framework for the optimization of the design of microstrip patch antennas. The proposed simulation and optimization framework implements a simulated annealing algorithm to perform design space exploration in order to identify the optimal patch antenna design. During each iteration of the optimization loop, we employ the popular MEEP simulation tool to ev...
متن کاملA TLM-based Multithreaded Instruction Set Simulator for MPSoC Simulation Environment
With the increase in the design complexity of MPSoC architectures, flexible and accurate processor simulators become a necessity for exploring the vast design space solutions. In this paper, we present a flexible multithreaded ISS model based on a modular cycle-accurate modeling technique. The model is scalable for n hardware threads and implements two thread scheduling algorithms: interleaved ...
متن کاملEfficient architecture/compiler co-exploration using analytical models
The hardware/software co-exploration is a critical phase for a broad range of embedded platforms based on the System-On-Chip approach. Traditionally, the compilation and the architectural design sub-spaces have been explored independently. Only recently, some approaches have analyzed the problem of the concurrent exploration of the compilation/architecture sub-spaces. This paper proposes a fram...
متن کاملEfficient Architecture/Compiler Co-Exploration Using Analytical Models
The hardware/software co-exploration is a critical phase for a broad range of embedded platforms based on the System-On-Chip approach. Traditionally, the compilation and the architectural design sub-spaces have been explored independently. Only recently, some approaches have analyzed the problem of the concurrent exploration of the compilation/architecture sub-spaces. This paper proposes a fram...
متن کاملNon-Blocking Routers Design Based on West First Routing Algorithm & MZI Switches for Photonic NoC
For the first time, the 4- and 5-port optical routers are designed by using the West First routing algorithm for use in optical network on chip. The use of the WF algorithm has made the designed routers to provide non-blocking routing in photonic network on chip. These routers not only are based on high speed Mach-Zehnder switches(Which have a higher bandwidth and more thermal tolerance than mi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- CoRR
دوره abs/1308.6469 شماره
صفحات -
تاریخ انتشار 2013